Part Number Hot Search : 
N54LS 502027A ASLPB BR3504M IRG4B 110CA T24C0 110CA
Product Description
Full Text Search
 

To Download IDT5T9070PAI Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 IDT5T9070 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
INDUSTRIAL TEMPERATURE RANGE
2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFERTM JR.
FEATURES:
* * * * * * * * * *
IDT5T9070
DESCRIPTION:
Optimized for 2.5V LVTTL Guaranteed Low Skew < 25ps (max) Very low duty cycle distortion < 300ps (max) High speed propagation delay < 2ns. (max) Up to 200MHz operation Very low CMOS power levels Hot insertable and over-voltage tolerant inputs 1:10 fanout buffer 2.5V VDD Available in TSSOP package
The IDT5T9070 2.5V single data rate (SDR) clock buffer is a single-ended input to ten single-ended outputs buffer built on advanced metal CMOS technology. The SDR clock buffer fanout from a single input to ten single-ended outputs reduces the loading on the preceding driver and provides an efficient clock distribution network. The IDT5T9070 has two output banks that can be asynchronously enabled/ disabled. Multiple power and grounds reduce noise.
* Clock and signal distribution
APPLICATIONS:
FUNCTIONAL BLOCK DIAGRAM
GL G1
OU TPUT CON TROL
Q1
OU TPUT CON TROL
Q2
OU TPUT CON TROL
Q3
A
OU TPUT CON TROL
Q4
OU TPUT CON TROL
Q5
G2
OU TPUT CON TROL
Q6
OU TPUT CON TROL
Q7
OU TPUT CON TROL
Q8
OU TPUT CON TROL
Q9
OU TPUT CON TROL
Q 10
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
OCTOBER 2002
DSC-5960/18
(c) 2002 Integrated Device Technology, Inc.
IDT5T9070 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATION
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VDD Description Power Supply Voltage Input Voltage Output Voltage Storage Temperature Junction Temperature Max -0.5 to +3.6 -0.5 to +3.6 -0.5 to VDD +0.5 -65 to +165 150 Unit V V V C C VI VO TSTG TJ
GL VDD VDD GND GND G1 VDD Q2 Q1 GND VDD GND A VDD GND Q10 Q9 VDD G2 GND GND VDD VDD NC
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25
GND VDD VDD GND GND GND VDD Q3 Q4 GND VDD Q5 Q6 VDD GND Q7 Q8 VDD VDD GND GND VDD GND NC
NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
CAPACITANCE(1) (TA = +25C, F = 1.0MHz)
Symbol CIN Parameter Input Capacitance Min Typ. 6 Max. Unit pF
--
--
NOTE: 1. This parameter is measured at characterization but not tested.
TSSOP TOP VIEW
RECOMMENDED OPERATING RANGE
Symbol TA VDD Description Ambient Operating Temperature Internal Power Supply Voltage Min. -40 2.3 Typ. +25 2.5 Max. +85 2.7 Unit C V
2
IDT5T9070 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
INDUSTRIAL TEMPERATURE RANGE
PIN DESCRIPTION
Symbol A G1 G2 GL Qn VDD GND I/O I I I I O Type LVTTL LVTTL LVTTL LVTTL LVTTL PWR PWR Description Clock input Gate for outputs Q1 through Q5. When G1 is LOW, these outputs are enabled. When G1 is HIGH, these outputs are asynchronously disabled to the level designated by GL(1). Gate for outputs Q6 through Q10. When G2 is LOW, these outputs are enabled. When G2 is HIGH, these outputs are asynchronously disabled to the level designated by GL(1). Specifies output disable level. If HIGH, the outputs disable HIGH. If LOW, the outputs disable LOW. Clock outputs Power supply for the device core, inputs, and outputs Power supply return for power
NOTE: 1. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (1)
Symbol IIH IIL VIK VIN VIH VIL VOH VOL Parameter Input HIGH Current Input LOW Current Clamp Diode Voltage DC Input Voltage DC Input HIGH(2) DC Input LOW(3) Output HIGH Voltage Output LOW Voltage Test Conditions VDD = 2.7V VI = VDD/GND VDD = 2.7V VI = GND/VDD VDD = 2.3V, IIN = -18mA Min. -- -- -- - 0.3 1.7 -- VDD - 0.4 VDD - 0.1 -- -- Typ.(4) -- -- - 0.7 Max 5 5 - 1.2 +3.6 -- 0.7 -- -- 0.4 0.1 Unit A V V V V V V V V
IOH = -12mA IOH = -100A IOL = 12mA IOL = 100A
NOTES: 1. See RECOMMENDED OPERATING RANGE table. 2. Voltage required to maintain a logic HIGH. 3. Voltage required to maintain a logic LOW. 4. Typical values are at VDD = 2.5V, +25C ambient.
3
IDT5T9070 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
INDUSTRIAL TEMPERATURE RANGE
POWER SUPPLY CHARACTERISTICS
Symbol IDDQ IDDD ITOT Parameter Quiescent VDD Power Supply Current Dynamic VDD Power Supply Current per Output Total Power VDD Supply Current Test Conditions(1) VDD = Max., Reference Clock = LOW Outputs enabled, All outputs unloaded VDD = Max., VDD = Max., CL = 0pF VDD = 2.5V., FREFERENCE CLOCK = 100MHz, CL = 15pF VDD = 2.5V., FREFERENCE CLOCK = 200MHz, CL = 15pF Typ. 1.5 150 70 100 Max 2 200 90 150 Unit mA A/MHz mA
NOTE: 1. The termination resistors are excluded from these measurements.
INPUT AC TEST CONDITIONS
Symbol VIH VIL VTH tR, tF Parameter Input HIGH Voltage Input LOW Voltage Input Timing Measurement Reference Level(1) Input Signal Edge Rate(2) Value VDD 0 VDD/2 2 Units V V V V/ns
NOTES: 1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment. 2. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.
AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE(4)
Symbol Skew Parameters tSK(O) tSK(P) tSK(PP) Propagation Delay tPLH tPHL tR Output Rise Time (20% to 80%) 350 350 -- -- -- -- -- -- -- -- 850 850 200 3.5 3 ps ps MHz ns ns tF Output Fall Time (20% to 80%) Frequency Range fO Output Gate Enable/Disable Delay tPGE tPGD Output Gate Enable to Qn Output Gate Enable to Qn Driven to GL Designated Level Parameter Same Device Output Pin-to-Pin Skew(1) Pulse Skew
(2)
Min. -- -- -- --
Typ. -- -- -- --
Max 25 300 300 2
Unit ps ps ps ns
Part-to-Part Skew(3) Propagation Delay A to Qn
NOTES: 1. Skew measured between all outputs under identical input and output transitions and load conditions on any one device. 2. Skew measured is the difference between propagation delay times tPHL and tPLH of any output under identical input and output transitions and load conditions on any one device. 3. Skew measured is the magnitude of the difference in propagation times between any outputs of two devices, given identical transitions and load conditions at identical VDD levels and temperature. 4. Guaranteed by design.
4
IDT5T9070 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
INDUSTRIAL TEMPERATURE RANGE
AC TIMING WAVEFORMS
1/fo
tW A
tW
VIH VTH VIL
tPLH Qn
tPHL VOH VTH VOL
tSK(O) Qm
tSK(O) VOH VTH VOL
Propagation and Skew Waveforms
NOTE: Pulse Skew is calculated using the following expression: tSK(P) = | tPHL - tPLH | where tPHL and tPLH are measured on the controlled edges of any one output from rising and falling edges of a single pulse. Please note that the tPHL and tPLH shown are not valid measurements for this calculation because they are not taken from the same pulse.
VIH A VTH VIL
VIH GL VTH VIL tPLH Gx
VIH VTH VIL tPGD tPGE VOH VTH VOL
Qn
Gate Disable/Enable Runt Pulse Generation
NOTE: As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time their Gx signals to avoid this problem.
5
IDT5T9070 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
INDUSTRIAL TEMPERATURE RANGE
TEST CIRCUIT AND CONDITIONS
VDD
VDD
VDD
R1 VIN 3 inch, ~50 Transmission Line A
R1
D.U.T.
Qn
Pulse Generator
R2
CL
R2
Test Circuit for Input/Output
INPUT/OUTPUT TEST CONDITIONS
Symbol VTH R1 R2 CL VDD = 2.5V 0.2V VDD / 2 100 100 15 Unit V pF
6
IDT5T9070 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER JR.
INDUSTRIAL TEMPERATURE RANGE
ORDERING INFORMATION
IDT XXXXX Device Type XX Package X Process
I
-40C to +85C (Industrial)
PA
Thin Shrink Small Outline Package
5T9070
2.5V Single Data Rate 1:10 Clock Buffer Terabuffer Jr.
CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054
for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com
for Tech Support: logichelp@idt.com (408) 654-6459
7


▲Up To Search▲   

 
Price & Availability of IDT5T9070PAI

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X